Computer Architecture Section 01
CS 147
Spring 2024  3 Unit(s)  01/24/2024 to 05/13/2024  Modified 01/24/2024

Contact Information

<table>
<thead>
<tr>
<th>Instructor(s):</th>
<th>Dr. Chung-Wen (Albert) Tsao</th>
</tr>
</thead>
<tbody>
<tr>
<td>Office Location:</td>
<td>MH411</td>
</tr>
<tr>
<td>Email:</td>
<td><a href="mailto:chung-wen.tsao@sjsu.edu">chung-wen.tsao@sjsu.edu</a> (Once the class starts, use Canvas Inbox)</td>
</tr>
<tr>
<td>Class Days/Time:</td>
<td>T/R 4:30PM - 5:45PM</td>
</tr>
<tr>
<td>Classroom:</td>
<td>Science Building 311</td>
</tr>
<tr>
<td>Office Hours:</td>
<td>T/Th 10:30 – 11:30am at MH411</td>
</tr>
<tr>
<td></td>
<td>T/Th/F 10:30 – 11:30am on ZOOM</td>
</tr>
<tr>
<td></td>
<td><a href="https://sjsu.zoom.us/j/86250414128">https://sjsu.zoom.us/j/86250414128</a></td>
</tr>
</tbody>
</table>

Course Description and Requisites

Introduction to the basic concepts of computer hardware structure and design, including processors and arithmetic logic units, pipelining, and memory hierarchy.

Prerequisite(s): CS 47 or CMPE 102 (with a grade of "C-" or better), Computer Science, Applied and Computational Math, Forensic Science: Digital Evidence, or Software Engineering majors only; or instructor consent.

Letter Graded
Classroom Protocols

- Instructor may drop students (by the Instructor Drop Deadline) who
  - are absent for 1st day of class without informing you before 2nd day of class, or
  - have no proof of the prerequisite fulfillments.
- Do not ask for special treatment. The rules for this course apply to everyone equally.
- Cheating will not be tolerable; a ZERO will be given to any cheated assignment/exams, and it will be reported to the Department and the University.
- Do NOT share/post online any course materials, PPT slides, or homework solutions.
- Use of electronic devices during exams is NOT allowed unless stated otherwise.
- You are required to check Canvas for reading/assignments.
- The information on this syllabus is subject to change; changes, if any, will be clearly explained in class, and it is your responsibility to become aware of them.
- Once the class starts, use Canvas Inbox to email me for a faster response. I check the Canvas Inbox emails much more often than my school emails.

Class Format

- Course materials such as syllabus, handouts, notes, assignment instructions, etc. can be found on Canvas at http://sjsu.instructure.com.
- You are responsible for regularly checking the most updated messages and uploaded materials there.

Program Information

Diversity Statement - At SJSU, it is important to create a safe learning environment where we can explore, learn, and grow together. We strive to build a diverse, equitable, inclusive culture that values, encourages, and supports students from all backgrounds and experiences.

Course Goals

Introduction to the basic concepts of computer hardware structure and design, including processors and arithmetic logic units, pipelining, and memory hierarchy.

Course Learning Outcomes (CLOs)

Upon successful completion of this course, students will be able to:

- Understand the role of each major hardware component of a computer system and their synergistic interaction with each other and software.
Analyze and perform tradeoffs between the cost, performance, and reliability of alternative computer architectures.

Understand, analyze, and design digital logic structures for the basic combinational and sequential circuits.

Understand the alternative binary internal representation of information (such as sign-magnitude, one's complement, two's complement, and floating point) along with their optimizations and tradeoffs.

Be able to perform basic mathematical operations (add, multiply) in the various Boolean number representation schemes.

Understand the operation of, and be able to analyze from a cost/performance standpoint, certain optimized hardware structures.

Appreciate the need to use a memory hierarchy and understand how locality of memory referencing in typical programs can be leveraged to perform effective memory architecture management.

Understand and emulate the various mapping, replacement, and dynamic memory allocation algorithms for cache and virtual memory management.

Understand the rationale and philosophy behind both complex instruction set computers (CISC) and reduced instruction set computers (RISC), and the tradeoffs between the two architectures.

Understand how pipelining and parallel processing are cost-effective methods of increasing hardware performance.

Course Materials

Computer Organization and Design – The Hardware/Software Interface, 5th

- **Author:** David A. Patterson, John L. Hennessy
- **Publisher:** Elsevier
- **Edition:** 5th
- **ISBN:** 9780124077263

Required Textbooks

Logic & Computer Design Fundamentals

- **Author:** Mano & Kime
- **Publisher:** PEARSON
- **Edition:** 5th
- **ISBN:** 9780131989269

Optional Textbooks

Course Requirements and Assignments
Assignments:

- No late assignments will be accepted without advanced arrangement with the instructor.
- However, everyone has two passes in the last week of semester to waive the penalty for
  - any two submissions that are each turned in within 24 hours after the due date, or
  - any one submission that are turned in within 48 hours after the due date.
- All homework must clearly indicate each student's name, course, and assignment number.
- Students are allowed (and actively encouraged) to form study groups.
- You may discuss solutions, but you MUST write up the answers independently.
- If you use a website or reference book, you must cite it.
- If there are multiple similar submissions not exhibiting independent thought, or with words obviously
  lifted from a book or website, ALL such submissions will receive scores of 0.

LockDown Browser + Webcam Requirement:

This course requires the use of LockDown Browser and a webcam for online quizzes. The webcam
 can be the type that's built into your computer or one that plugs in with a USB cable. Watch this
 brief video to get a basic understanding of LockDown browser and the webcam feature. Download and
 install LockDown browser from here.

Pop Quizzes:

- Pop quizzes locked with passcode may be given anytime during class.
- They are usually explained in class and due on the end of the lecture day.
- The purpose of pop quizzes is to encourage you to study and review the concepts and materials
  we discussed in the lecture.

Midterm and Final Examinations:

There will be two midterm examinations, and a cumulative final exam.

- Exams may NOT be taken before or after the scheduled time for any reason.
- All the students need to attend synchronously.
- No make-up exams for anyone except for the medical emergency with the official medical proof.
- Use of electronic devices during exams is NOT allowed unless stated otherwise.
- All exams include quizzes (closed book) and written test (open book)
- All exams will remain with the instructor.

✔️ Grading Information

- Final grades will not be adjusted in any way - so an 89.99% is still a B+.
- No incomplete grades will be given.
- The grading scale is as follows:
- Note that "All students have the right, within a reasonable time, to know their academic scores, to
  review their grade- dependent work, and to be provided with explanations for the determination of their
course grades.

- See University Policy F13-1 at [http://www.sjsu.edu/senate/docs/F13-1.pdf](http://www.sjsu.edu/senate/docs/F13-1.pdf) for more details.

**Breakdown**

- Pop quizzes 15%
- Homework 15%
- Project 20%
- Midterm 1 15%
- Midterm 2 15%
- Final Exam 20%

**Criteria**

The grading scale is as follows:

<table>
<thead>
<tr>
<th>Grading Scale</th>
<th>A+ 97%</th>
<th>A 93%</th>
<th>A- 90%</th>
<th>B+ 87%</th>
<th>B 83%</th>
<th>B- 80%</th>
<th>C+ 77%</th>
<th>C 73%</th>
<th>C- 70%</th>
<th>D+ 67%</th>
<th>D 63%</th>
<th>D- 60%</th>
</tr>
</thead>
<tbody>
<tr>
<td>F</td>
<td>below 60.0%</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**University Policies**

Per [University Policy S16-9 (PDF)](http://www.sjsu.edu/senate/docs/S16-9.pdf), relevant university policy concerning all courses, such as student responsibilities, academic integrity, accommodations, dropping and adding, consent for recording of class, etc. and available student services (e.g. learning assistance, counseling, and other resources) are listed on the [Syllabus Information](https://www.sjsu.edu/curriculum/courses/syllabus-info.php) web page. Make sure to visit this page to review and be aware of these university policies and resources.

**Course Schedule**
### Course Schedule

(This schedule is subject to change. Any change will be communicated via Canvas with fair notice.)

<table>
<thead>
<tr>
<th>Week</th>
<th>Date</th>
<th>Topics, Readings, Assignments, Deadlines</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1/30, 2/1</td>
<td>Introduction, Logic Design</td>
</tr>
<tr>
<td>2</td>
<td>2/6, 2/8</td>
<td>Logic Design</td>
</tr>
<tr>
<td>3</td>
<td>2/13, 2/15</td>
<td>Logic Design, MIPS Instructions</td>
</tr>
<tr>
<td>4</td>
<td>2/20, 9/22</td>
<td>MIPS Instructions</td>
</tr>
<tr>
<td>5</td>
<td>2/27, 2/29</td>
<td>MIPS Instructions</td>
</tr>
<tr>
<td>6</td>
<td>3/5, 3/7</td>
<td>MIPS Instructions, Arithmetic</td>
</tr>
<tr>
<td>7</td>
<td>3/12, 3/14</td>
<td>Arithmetic for Computers, Midterm 1</td>
</tr>
<tr>
<td>8</td>
<td>3/19, 3/21</td>
<td>Arithmetic for Computers</td>
</tr>
<tr>
<td>9</td>
<td>3/26, 3/28</td>
<td>The Processor</td>
</tr>
<tr>
<td>10</td>
<td>4/9, 4/11</td>
<td>The Processor</td>
</tr>
<tr>
<td>11</td>
<td>4/16-4/18</td>
<td>Memory Hierarchy</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Spring Recess</td>
</tr>
<tr>
<td>Week</td>
<td>Dates</td>
<td>Topic</td>
</tr>
<tr>
<td>------</td>
<td>-----------</td>
<td>------------------------</td>
</tr>
<tr>
<td>12</td>
<td>4/23, 4/25</td>
<td>Review, Midterm 2</td>
</tr>
<tr>
<td>13</td>
<td>4/30, 5/2</td>
<td>Memory Hierarchy</td>
</tr>
<tr>
<td>14</td>
<td>5/7, 5/9</td>
<td>Virtual Memory</td>
</tr>
<tr>
<td></td>
<td>Final Exam</td>
<td>5/17 Friday, May 17 12:15-2:30 PM</td>
</tr>
</tbody>
</table>